- they verify traces of computation
- (this sublety is going to be part of an elegant analogy later)
trace of a n-step computation
[
(state_0, instruction_0),
..., (state_i, instruction_i),
..., (state_n, it's o v e r)
]
- most of them target RISC-V
- and thus they model von Neumann architecture machines